I. INTRODUCTION
Lithography at the nanoscale poses a unique problem for the compound semiconductor community. The community needs such a capability in order to take advantage in recently emerging optoelectronic technologies, such as photonic band gap materials, 1 photonic crystal-based photonic integrated circuits, 2 plasmonics, 3 and various technologies based on optically active nanostructures. [4] [5] [6] The minimum feature sizes in devices built for these technologies range from a few hundred nanometers for photonic crystal structures down to only tens of nanometers in the case of structures for quantum dot optoelectronics and plasmonics. There are two lithography technologies which are widespread in the microelectronics industry which can reach these challenging feature sizes: modern optical lithography and electron-beam lithography ͑EBL͒. Though commercial optical lithography tools used by the silicon integrated circuit ͑IC͒ industry can reach well below 100 nm, these tools are not cost effective for the smaller compound semiconductor market at this time. On the other hand, EBL poses the well-known problems of throughput and cost per wafer, and is not considered an option for manufacturing in the foreseeable future. Thus, other options which can provide the compound semiconductor community a parallel, nanoscale lithography capability in the near term should be explored. Nanoimprint lithography ͑NIL͒ is currently undergoing intense study particularly as a candidate for replacing optical lithography in the Si IC area, due to many strengths including its low cost. 7 Its suitability for compound semiconductor materials is questionable; the high temperatures and imprinting pressures often involved pose a hazard to fragile III-V materials. 8 On the other hand, soft lithography ͑or "soft NIL"͒, a variant of NIL, is currently gaining some attention. 9, 10 In this technology, soft polymeric materials are used for the mold in the imprint process, leading to less harsh imprinting conditions. Soft lithography works in a highly parallel manner, and total soft lithography process time less than 1 h, so throughput can be of the same order as optical lithography. The high-throughput combined with low capital equipment costs make the technology very cost effective. Soft lithography has been proven to replicate features down to 2 nm in photoresist, 11 so it can be scaled for future needs, although much engineering work still must be done to achieve pattern transfer on sub-100-nm features. Though it is rapidly improving in all these areas, soft lithography has the following perceived weaknesses compared with conventional NIL: difficulties with both overlay and defects. However, this makes it uniquely suited to the III-V area: typical optical and optoelectronic structures and devices are very tolerant of defects compared to Si IC, and many either have only one mask level or have very relaxed overlay requirements. Other works have covered overlay in soft lithography, 12 but it is not studied here.
Soft lithography is studied in this work, and transfer of dense 100 nm features to GaAs with reasonable defect density is achieved. These results, in conjunction with the low costs associated with the process and materials, indicate that soft lithography is a good candidate for nanoscale lithography for the compound semiconductor community.
II. EXPERIMENT
The overall process flow starts with coating GaAs substrates with 50 nm silicon dioxide, which acts as an etch mask and facilitates easy removal of the photoresist by liftoff. Then, NIL is performed ͑as described below͒. Next, the pattern is transferred to GaAs by either wet or dry etching. Dry etching consists of conventional reactive ion etching ͑RIE͒ by SiCl 4 in this study. Wet etching is performed using a solution of hydrochloric acid, hydrogen peroxide, and water. Finally, the photoresist and silicon dioxide are removed using a hydrofluoric acid solution.
The NIL procedure is diagramed in Fig. 1 and is described as follows: poly͑dimethylsiloxane͒ ͑PDMS͒ is applied in two layers to the master. 13 The bottom layer is a "hard PDMS" 30-40 m thick and carries the pattern; the top layer is an a͒ Electronic mail: kevin.meneou@gmail.com ordinary PDMS ͑Sylgard 184, Dow Corning, Inc.͒. The inclusion of hard PDMS, with a higher modulus, is believed to be crucial in this experiment to achieve the small feature size.
14 The master is placed in a convection oven at 105°C for several hours in order to cure the PDMS. After removal from the oven, the PDMS is cut away from the master, creating a PDMS mold. The desired substrate ͑GaAs pieces diced to a few cm 2 in area in this study͒ is then coated with the UV-curable resist of ϳ120 nm thickness using a spin coater. Immediately afterward, the PDMS is placed atop the substrate to imprint the resist, using ambient temperature without applying pressure. Once in close proximity, capillary action caused the photoresist to quickly fill the voids in the mold. Good contact and filling of the pattern could be confirmed by observing a color change through the mold. The PDMS and substrate are exposed to UV light at 365 nm for several minutes in order to cure the photoresist. Afterwards, the PDMS is peeled from the substrate, leaving a textured resist surface on the substrate. Finally, the residual layer is removed and the underlying silicon dioxide etched using fluorine RIE. rf power was 150 W in this step, using CHF 3 and O 2 gases.
The patterns used in these experiments were replicated from silicon masters. The silicon masters consisted of cleaved quarters of a 4 in. silicon wafer which is textured with the desired pattern and treated to prevent sticking of polymer materials. Masters with two patterns were used: one-dimensional lines and two-dimensional holes. 15 The pattern is textured over the whole surface of the quartered 4 in. wafer. The depth of the features on the master was approximately 80 nm. Figure 2 shows images from various steps in the processing of GaAs patterned with 100 nm holes. Each is an atomic force microscope ͑AFM͒ image, 2 m on a side. The pattern from the master is replicated with high fidelity first in the photoresist, and then in the GaAs substrate. A shallow etch depth of only 10 nm was chosen in order to avoid pattern distortion by the isotropic GaAs wet etching step. The figure is sufficient to show that by choosing a more anisotropic etching method, the original master could be exactly replicated in GaAs, or the pattern indeed transferred to any chosen etch depth.
III. RESULTS
Next, scanning electron microscopy ͑SEM͒ is used to image the surface of the patterned GaAs. Figure 3͑a͒ shows GaAs patterned with 100 nm holes by wet etching. The sample is processed in the same way as that in Fig. 2͑c͒ . The image is not that sharp because of the shallow wet etching depth of only 10 nm. Figure 3͑b͒ shows GaAs patterned with 100 nm holes by dry etching. The depth of the pattern is approximately 40 nm, calculated from the RIE etch rate. There is irregularity in the hole shape caused by the nonoptimized residual layer etching and GaAs etching.
By the parallel process of soft NIL, the pattern of 100 nm holes is transferred continuously over a large area of the sample. In this study, samples a few cm 2 in area are used, but soft lithography has been proven to perform over an entire 200 mm wafer.
16 Figure 4 shows an AFM image over a large area of 100 nm GaAs holes patterned by wet etching. The image is 10 m on a side. The particles contaminating the surface are presumed to be a result of the ambient laboratory conditions used for part of the fabrication. There are some defects in the pattern as well. The pattern defect density visible in Fig. 4 is comparable to that measured on the master using AFM ͑not shown͒. Thus, the pattern defects in Fig. 4 may be replicated from defects in the template; their true origin is under investigation. The pattern fidelity is already sufficient for use in many optoelectronic and optical devices.
Finally, to demonstrate some versatility, a second pattern, consisting of nominally 100 nm lines ͑200 nm pitch͒ is also used to pattern GaAs. Figure 5 shows the master and a SEM image of the patterned GaAs.
IV. CONCLUSIONS
In conclusion, soft photocurable NIL with 100 nm features and transfer of the pattern into GaAs is realized. AFM and SEM have been used to characterize the NIL process at intermediate steps and to image the resulting patterned GaAs. The process is versatile: pattern transfer to GaAs is achieved using wet etching as well as dry etching, and with patterns of dense 100 nm lines and 100 nm square holes. By substituting epitaxially grown material for the bulk GaAs substrates used in this study, for example, this technique can be copied immediately to provide a new way to create optically active nanostructures. Soft lithography may be able to provide a new nanoscale parallel lithography capability for III-V processing. 
